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Abstract 
The implications of intrinsic I/f device  noise 
reduction in MOS  transistors  due  to  periodic  on-off 
switching in a CMOS ring oscillator  are  explored. It is 
shown that  maximising  the  amplitude of oscillation  helps 
to  reduce  the  close-in phase  noise.  Measurement results, 
corrected for amplitude-dependent  upconversion  and 
effective bias show an improvement of 8 dB in phase 
noise  at l K H z  frequency offset from the  carrier  at 4.5 dB 
increase in carrier  power. 
1. Introduction 
Ring oscillators are widely applied in areas such as 
digital data processors and wireless communication 
circuits. In these applications oscillator phase noise 
critically affects system performance. Recently, 
especially the close-in phase noise (which is largely 
determined by l/f device noise in CMOS oscillators) has 
received increasing attention [ 11. 
This paper's primary objective is to bring to the 
footlight a mechanism for reducing the intrinsic l/f 
device noise by periodic on-off switching of MOS 
devices. The effect was reported in 1991 [2] but we seem 
to be the first to explore its implications. The amount  of 
l/f noise reduction strongly depends on the gate-source 
voltage in the OFF state. In a CMOS ring oscillator this 
reduction mechanism can result in a decrease of the l/f 
frequency noise (which is equivalent to l/f3 phase noise) 
when  the amplitude of oscillation is increased. 
In 131 we presented results of spectral sideband 
measurements performed on a 3-stage CMOS ring 
oscillator. A 10 dB decrease of the l/f frequency noise 
related sideband strength, relative to the carrier power, 
was observed for a 2dB increase of the carrier power. 
The dominant mechanism by which device noise is 
upconverted to the oscillation sidebands is FM- 
modulation. As a drastic change in the efficiency of the 
FM-upconversion seemed unlikely, these results 
qualitatively suggested that periodic ordoff switching of 
the MOS transistors in the ring caused a reduction of 
their intrinsic l/f device noise. A recent paper [ 11 shows 
that the efficiency of (FM-) upconversion is strongly 
dependent on the symmetry properties of the oscillation 
waveform. The present paper therefore gives new 
experimental results, in which the upconversion 
efficiency is actually measured for each of the oscillation 
amplitudes used. By correcting the phase  noise 
measurement results for (1) measured changes in the 
upconversion efficiency, and for  (2) changes in the 
effective biasing of  the MOS devices, the final results are 
convincingly shown to be in good agreement with 
baseband l/f device noise measurements. 
The results presented here are relevant for the 
optimisation of the l/f3 phase noise in CMOS oscillators: 
designers should maximise the oscillation amplitude so 
as to reduce intrinsic l/f device noise. 
2. Baseband l/f device  noise  under 
switched  bias  conditions 
In this section, the influence of gate-source voltage 
switching on the baseband l/f noise current PSD of an 
NMOST is investigated. For this purpose, the 
experimental setup depicted in figure 1 is used. 
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Figure 1. Baseband l/f noise  measurement  setup. 
The gates of two NMOS transistors are driven by a 
square wave signal which is characterised by a 50% duty 
cycle, a maximum voltage  level V G ~ - ~ ~  and an adjustable 
minimum voltage level V ~ s - o p  (see table 1) which 
remains below the threshold voltage. To suppress the 
influence of the large common mode switching signal, 
the output noise voltage is measured using a differential 
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probe. The resistors and capacitors are adjusted to 
compensate for the effects of MOS transistor mismatch. 
More details on the measurement setup can be found in 
[3]. Figure 2 presents the measurement results; curve A 
corresponds to the case of steady-state bias, while curves 
B-D correspond to the cases of switched bias with 
different VGa (see table 1 ). 
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Figure 2. Measured  baseband l l f  noise in the cases 
of steady-state (A) and  switched  bias (6-D, table 1). 
The applied square wave bias signal has repetition 
frequency 2 MHz, duty cycle 50 % and V ~ ~ - o ~ = 2 . 5  V  
Curves B-D have  been  shifted  up by 6 dB to correct for 
the effect of duty cycle. At frequencies beyond about 100 
kHz, the influence is observed of the pole associated with 
NMOS transistors. In this way the oscillation waveform 
exhibits maximum asymmetry at node c (see figure 5) ,  
leaving stage 3 the dominant contributor to upconversion 
efficiency [I], irrespective of the oscillation amplitude 
(verified by measurement). Although upconversion 
efficiency has  been increased deliberately in this 
experiment, in practice the unavoidable mismatch  of 
NMOS and PMOS transistors in each stage will cause 
significant upconversion even in a well-designed 
oscillator. 
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the output nodes in the experimenial setup. Figure 2 
leads to the remarkable conclusion that  he VCS OFF Figure 3. Phase  noise  measurement  setup. 
voltage supplied to the MOS devices affects their I/f 
noise in the ON state. This conclusion was reported 
earlier by Bloom and Nemirovsky, who used a rather 
complicated measurement setup [2]. 
Table 1. VGS-OFF  values corresponding  with the 
curves in figure 2 (VGS-ON=2.5 V in all cases). 
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Figure 4. Voltage  measured  at node b (fig. 3) at two 
different Rn settings  (table 2); VDD = 3V. 
Figure 3 shows the experimental setup for the phase 
noise measurements on a 3-stage ring oscillator. The 
oscillation amplitude can be adjusted by means of the 
resistors Rn. For experimental freedom, the inverter 
stages were based on standard HEF4007 chips. NMOS 
and PMOS transistors in these chips have  roughly equal 
p-factors, so that good oscillator waveform symmetry 
may be expected. In order to facilitate the measurement 
of upconversion efficiency and to compare the phase 
noise measurements with the baseband device noise 
measurements of section 2, the channel width  of the 
NMOS transistor in stage 3 is taken  half  that of the other 
E 3  
0 
Q 
3 2  
c 
0 
0 
O.OE+OO 2.OE-07  4.OE-07  6.OE-07  8.OE-07 
t [=I 
Figure 5. Voltage  measured  at  node c (fig. 3) at two 
different  Rn  settings  (table  2);  VDD = 3V. 
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As NMOS devices are known to produce much 
stronger l/f noise than PMOS devices, the NMOST in 
stage 3 is expected to be the dominant source of I/f 
frequency noise. According to section 2, the OFF voltage 
of the  waveform at node b is thus expected to be 
important for device noise reduction. 
Now we conduct two experiments at different VDD 
values  to realise different current bias conditions: one at 
VDD=3V (figs. 4,5,6 and table 2) and  the other at 
VDD=4.5V (fig. 7 and table 3). In both experiments we 
choose multiple settings for Rn to achieve multiple 
distinct amplitudes. For each of these settings we 
measure  the phase noise spectrum as well as the 
maximum  and minimum voltage levels of the waveform 
at node b (the minimum level is expected to determine 
the I/f noise reduction [2,3]). After each measurement of 
sideband noise the upconversion efficiency from node c 
is  measured (see section 4). 
Using the sideband measurement results obtained with 
the experimental setup of figure 3, the PSD of phase 
fluctuations can be calculated from  the ratio L(F,), 
defined as the noise power Psideband,l&(Fm)r measured in 
a bandwidth  of 1 Hz at a frequency distance F m  from the 
carrier, to the carrier power Pcarrier : 
L(Fm) = 
Psideband, IHz ( Fm ) 
Pcarrier 
In the sideband frequency region where L(Fm)<<l, 
assuming that amplitude modulation can be neglected, 
the phase noise PSD SA+ can be approximated as: 
Sdp(Fm) = 2.L(Fm) 
The phase noise PSD is commonly specified as a 
logarithmic function of L (Fd  : 
10. 'og(L(Fm)) [dBc / Hz] 
Figure 6 shows the measured lO.log(L(Fd) behaviour 
at different oscillation amplitudes for VDD=3V. Table 2 
lists the corresponding values of Rn, the oscillation 
frequency, the maximum and minimum voltage of the 
waveform at node b, and the carrier power. A smaller Rn 
leads to a smaller oscillation amplitude and is 
accompanied by an increase of l/f3 phase noise. As a 
smaller oscillation amplitude corresponds to a higher 
Vcs-orr, this trend is apparently consistent with the l/f 
noise reduction hypothesis and the results of section 2. 
Figure 7 shows the measured lO.log(L(F,)) for 
biasing at VDD=4.5V, while table 3 lists the 
corresponding relevant information. Here, at first sight, 
the trend does not seem to be consistent with the l/f 
noise reduction hypothesis: curve 5 with  the lowest peak- 
peak voltage (2.9Vpp voltage swing at node b, 1 dBV 
carrier power) lies in between curves 3 (4.6Vp,, 5.5 dBV) 
and 4 (4.OVp,,  4.1 dBV). Furthermore, the curves lie 
much closer together. However, in the next section we 
will show that after correction for upconversion and 
effective biasing, the result agrees well  with the I/f noise 
reduction hypothesis. 
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Figure 6. Measured lO.log(L(Fm)) at different Rn 
settings  (table 2); VDD = 3V. 
Table 2. Parameters  for  VDD = 3V (figure  4-6). 
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Figure 7. Measured lO.log(L(Fm)) as a function of 
carrier  offset frequency at different Rn  settings 
(table 3); VDD = 4.5V. 
Table 3. Parameters for VDD = 4.5V (figure 7). 
Curve PCARRlER VMIN.b VMAX,b Rn 
nr. (node b) [VI [VI [MHz] [kn] 
(Fig. 7) 
1 .O 0.98 3.9 7.938 0.8 5 
4.1 0.22 4.2 7.031 1.5 4 
5.5 -0.10 4.5 6.169 15 3 
[dBVl 
4. Correction for upconversion efficiency 
and  effective bias level 
Changes of the oscillation amplitude may  be
accompanied by changes of the waveform asymmetry 
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and  may thus affect the upconversion efficiency. Also the 
effective levels of gate-source bias voltage are affected 
by the oscillation amplitude. In this section the required 
corrections for both effects will  be examined 
quantitatively. 
Measurement of the upconversion efficiency is carried 
out by injecting a 1OkHz sinusoidal current at node c in 
the running oscillator and measuring the relative strength 
of the resulting sideband component at 10 kHz offset 
from the carrier. More elaborate measurements have 
shown that the  upconversion efficiency from the 
NMOST in stage 3 in the ring oscillator dominates by 
more than 10 dB over that of the PMOST in the same 
stage. As PMOS devices generally produce less l/f noise 
than NMOS devices, the  measured phase noise can safely 
be attributed solely to the NMOST. This allows a fair 
comparison between the baseband noise measurements 
of section 2 and the l/f device noise as it will  be inferred 
from the oscillator phase noise measurement results. 
The upconversion measurements are performed 
immediately after each phase noise measurement. Results 
obtained at VDD = 3V  and VDD = 4.54 are listed in  the 
second column of table 4. 
Table 4. Correction  figures from measured 
upconversion  efficiency and effective VGT 
(VGT,REF=~ .O VI. 
Curve Upcon- 20,0 correction I nr. I version I e ( v m . ~ u )  1 used  in fig. 8 I 
[dB1 [dB] - [dB1 
1 
-28.0 - 0.6 = -28.6 -0.6 -28.0 2 
-33.5 + 1.5 = -32.0 1.5 -33.5 
3 I -39.4 I 8.4 I -39.4 + 8.4 = -31 .O 
4 I -39.7 I 7.3 I -39.7 + 7.3 = -32.4 
1 5 I -43.9 I 6.0 I -43.9 + 6.0=-37.9 1 
Next we will establish the corrections on the noise 
measurements that are required because of changes in the 
effective gate-source voltage bias at different amplitudes. 
As argued before, it is allowed to focus on  the dominant 
noise contributor: the NMOST in stage 3. This NMOST 
produces its  maximum  noise current during the  time 
interval in  which it discharges node c. As the discharging 
process determines oscillator timing, the noise current of 
the NMOST in stage 3 is translated into timing jitter 
(phase noise) just when it is maximal. In the calculation 
of the device noise it is therefore reasonable to assume 
an effective steady-state bias voltage at node b which is 
equal to the flat maximum  of the actual oscillation 
waveform at node b (see fig. 4). Since the PSD of the l/f 
noise current in steady-state MOS transistors is roughly 
proportional to VGT’ (VGT=VGS-V~), the ratio of  the 
effective bias VGT,EFF, to an arbitrarily chosen reference 
value VGT,EF=l.OV has  been  used to correct for 
amplitude-dependent biasing. Correction figures in dB 
are listed in the  third  column  of table 4. 
The resulting total correction in dB is shown in the 
fourth column of table 4. Fig. 8 shows the curves of figs. 
6 and 7 after correction. Remarkably, now an amplitude 
increase corresponds to a decrease of phase  noise, 
supporting the hypothesis of intrinsic l/f device noise 
reduction. The improvement in phase noise is maximally 
about 8  dB at a frequency offset Fm  of lKHz and 
corresponds well with the baseband measurements. It is 
concluded that a strong agreement has been  shown 
between l/f device noise as obtained by (1) baseband 
measurements of switched devices and (2) inference 
from oscillator phase  noise measurements. The 
remaining differences could  be caused by the 
assumptions about the’effective bias level and the use of 
a first order l/f noise model. 
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Figure 8. The  curves of figures 6 and 7, after 
correction with  figures from table 4. 
5. Conclusions 
For the first time  the implications of l/f noise 
reduction in periodically switched MOS transistors on 
phase noise in CMOS ring oscillators have been explored 
quantitatively. Measurement results, corrected for the 
actual upconversion and effective bias show an 
improvement of  the close-in phase noise of about 8  dB at 
lKHz frequency offset from  the carrier at 4.5 dB 
increase in carrier power. It is concluded that maximising 
the oscillation amplitude can help to reduce the close-in 
phase noise of CMOS oscillators. 
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